The conventional method allows testing of only one chip at a time (single-site testing). However, due to advancements in testing procedures, current test technologies are able to conduct dual-sites testing, quad-sites testing, octal-sites testing, 16-sites testing, 32-sites testing, and so on. In line with this, the multi-site testing approach is a method that increases the number of chips that can be tested in a single touch-up. This method allows more chips to be tested per hour, thus improving the testing throughput. In this research the author take the initiative to develop a multi-sites throughput model to investigate the effectiveness of multi-site testing approach on improving the testing throughput. In the case study, five multi-site configurations were applied. These configurations were single-site, quad-sites, octal-sites, ×16-sites, and ×32-sites. A hypothesis was analyzed by using one-way ANOVA and Post Hoc Test.
INTRODUCTION
The continuous decrease in the selling price of electronic devices limits the profit margin of manufacturers, and also leads to the constriction of the selling price of semiconductor chips. The cost of fabricating semiconductor chips has been reduced over the past 20 years. From 2012 onwards, testing cost has become the deciding factor of profit margin in the manufacture of semiconductor chips. Consequently, reduction in testing cost has become the common goal of semiconductor manufacturers around the world. Failure to reduce testing cost can result in a semiconductor chip manufacturing company losing its competitiveness in the market. An effective way to reduce testing cost is to decrease testing time. Decreasing testing time also increases testing throughput. To achieve this objective, the performance and speed of the test equipment need to be improved. Therefore, the chip-transfer time and chip-testing sequence need to be developed to allow semiconductor chips to be tested rapidly. To improve the testing process, a number of new technologies have been developed; one of them is the multisite approach. Multi-site testing is an effective and popular method for increasing throughput and reducing testing cost (Higgins, 2005) . In this method, multiple semiconductor chips are tested parallel to a single testequipment setup (Lew, 2006) . This approach provides more benefits than the single-site test approach with regard to test throughput and testing cost reduction (Volkerink, 2002) . However, the advancement of technology leads to an increase in capital equipment investment. The failure of a new technology to provide the expected throughput outcome increases testing costs. Therefore, studying equipment efficiency in relation to capital equipment investment is important to ensure that the semiconductor industry advances in the right direction and to incur lower testing costs while maintaining adequate profit margins.
II.

MULTI-SITE THROUGHPUT MODEL DEVELOPMENT
Production output consists of three fundamentals: testing output (throughput), testing yield, and the equipment utilization percentage. Detailed explanations for these fundamentals are as follows. Equation 1 was developed to calculate the production throughput whereby the throughput obtained is the tested good product by take into account the testing yield whereby the testing yield mean that the percentage of tested good. The equation 1 was integrated with the Multi-sites efficiency (MSE) as well so that the comparison between the multi-sites versus the multi-sites efficiency (MSE) can be obtained. To integrate the MSE into the equation, the throughput equation from Evans (1999) as shown in equation 2 need to further enhance. Following discuss step by step on how the MSE was integrated into the throughput equation.
where:
tms is the multi-site test time, that is, the time spent to complete the testing of a semiconductor chip. -ims is the multi-site indexing time, that is, the semiconductor chip exchange time within the tested chip replaced with a new untested chip. -n is the number of test sites, that is, the number of semiconductor chips tested in a single contact.
To achieve the integration with the MSE, the throughput equation developed by Evans (1999) In Equation 5, t MS and i MS represent multi-site test time and indexing time. Therefore, to clearly derive the relationship between t ms and i ms in relation to MSE, the integration process shown in Figure 1 is carried out.
Figure 1 Deriving the Relationship between t ms and i ms with MSE
As Figure 1 illustrates, t ms and i ms move to the left side of the equation, whereas MSE moves to the right side.
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The final computation for the equation of t ms and i ms in relation to MSE is derived and shown in Equation 6.
Finally, Equation 6 is integrated into Equation 2 to obtain the computation for testing throughput, which includes MSE as part of the calculation. Figure 2 below shows the computation of the integration, and the complete integration is illustrated in Equation 7: where: UPH insertions are represented by the testing output in one hour.
III. MULTI-SITE TEST HANDLER
This research selected Pick and place test handler for the case study. Pick-and-place testing handling is one of the widely used methods of testing multi-sites. In this process, the semiconductor chip is already singulated from the lead frame to become an individual chip. The chip is placed on a Jedec tray to be carried from the assembly equipment to the test equipment. Figure 3 shows a photograph of Jedec trays. The Jedec tray is loaded with semiconductor chips and then placed into the pick-and-place handler in Area 1, as shown in Figure 4 . Pick-arm 1 transfers the chips from the tray to the input transfer station. From the input transfer station, pickarm 2 moves the chips to the test area for testing. The pick-and-place testing handling method is different from the two previous methods, in which the tester is at the bottom and the test socket/contactor is facing up. Moreover, pick-arm 2 punches the device down instead of up to connect it with the test socket/contactor. The tested chips are then placed on the output transfer station by pick-arm 3. Finally, pick-arm 4 removes the tested chips from the output transfer station and sends them to the output station. The good and bad chips are sorted according to the test results. Figure 5 displays the test area for pick-and-place testing handling.
Figure 5
Test area for pick-and-place testing handling.
The test site configuration setup for the case study is explained in the subsequent section.
The pick-and-place test equipment can be configured from single-site to X32-sites. The test sites are configured to obtain data for the case study from single-site to X32-sites. Figure 6 displays a photograph of the pick-andplace test equipment test sites that can support X32-sites.
Figure 6
Pick-and-place test sites.
The standard layout of the test site for the pick-and-place test equipment is configured in four columns and eight rows to obtain X32-sites. With such flexibility, the test site can be configured to single-site, quad-sites, octalsites, X16-sites, and X32-sites. The details of the configurations are described below. From the standard test site configuration (Figure 7) , the experiment first configures the test handler to pick up only one chip and to perform single-site testing to simulate the indexing and test times of the conventional testing method. Figure 8 depicts the single-site configuration (gray color indicates the test site used for testing). The test handler is configured to X16-sites ( Figure 11 ) and X32-sites ( Figure 12 ) when the quad-site and octalsite tests are completed.
Figure 11
Layout of X16-sites.
Figure 12
Layout of X32-sites.
The configurations of test sites are defined. The results of the analysis are discussed in the section that follows.
IV. ANALYSIS RESULT
This study considers pure indexing time only and rejects any indexing time slowed down by external factors, including the carrier transfer process, loading and unloading process, equipment jamming, and delay caused by slowing of pick-arm 1. Production data are only accepted if no external factor, including handler and tester downtimes, is identified.
This study focuses on only the area shown within the circle in Figure 13 .
Figure 13
Focus area of this research.
The indexing time is considered valid if no waiting time exists between the exchange times for the device being tested as it is replaced with a new device before testing. However, the indexing time is considered invalid given external factors that cause immediate replacement of a new chip after the device is completely tested. In Table 2 , the test time for the pick-and-place test equipment is discussed as follows:-
 Single-site Testing
The indexing time for single-site setup is 0.63 seconds, and the test time is 0.73 seconds. Thus, an average of 1.35 seconds in total is required to complete chip testing.
 Quad-sites Testing
The indexing time for quad-site configuration is 0.65 seconds, this is slower by 4.03% than that for single-site testing. The test time to complete quad-site testing is2.84 seconds, which is slower by 290.99% compared with that for single-site testing. In total, an average of 3.49 seconds is required to complete quad-site testing, which is slower by 157.75% compared with that for single-site testing.
 Octal-sites Testing
The indexing time for octal-site configuration is 0.66 seconds, which is slower by 7.48% compared with that for single-site testing, and by 3.31% compared with for quad-site testing. The test time required to complete octal-site testing is 5.80 seconds, which is slower by 699.77% compared with that for single-site testing, and by 104.55% compared with for quad-site testing. The overall time required to complete octal-site testing is 6.48 seconds, which is slower by 378.34% compared with that for single-site testing, and by 85.58% compared with that for quad-site testing.
 X16-sites Testing
The indexing time for X16-site configuration is 0.68 second, which is slower by 5.30% compared with that for single-site testing and by 1.22% compared with that for quad-site testing, but is 2.02% faster compared with that for octal-site testing. The test time needed to complete the X16-site testing is 11.92 seconds, which is slower by 1,543.98% compared with that for single-site testing, by 320.46% compared with that for quad-site testing, and by 105.56% compared with that for octal-site testing. The overall time needed to complete the X16site testing is 12.59 seconds, which is slower by 829.57% compared with that for single-site testing, by 260.74% compared with that for quad-site testing, and by 94.33% compared with that for octal-site testing.
 X32-sitesTesting
The indexing time for the X32-site configuration is 4.14 seconds, which is slower by 559.12% compared with that for single-site testing, by 599.58% compared with that for quad-site testing, by 513.27% compared with that for octal-site testing, and by 525.95% compared with that for X16-site testing. The test time required to complete the X32-site testing is 25.98 seconds, which is slower by 3,481.16% compared with that for single-site testing, by 815.91% compared with that for quad-site testing, by 347.77% compared with that for octal-site testing, and by 117.83% compared with that for X16-site testing. The overall time needed to complete the X32-site testing is 30.12 seconds, which is slower by 2124.45%compared with that for single-site testing, by 763.01% compared with that for quad-site testing, by 365.04% compared with that for octal-site testing, and by 139.30% compared with that for the X16-site testing.
After obtaining MSE percentages and determining the indexing time and testing time, the testing throughput for each test-site setup is calculated using Equation 7.
The example of the calculation for single-site testing is shown as follows: the value of N-1 is fixed as1 because no multi-site for single-site testing exists: = 2,975 units per hour.
The example of the calculation for multi-site testing is shown as follows: the only difference between single-site testing and multi-site testing is that the value of N is replaced by the number of test sites for the particular configuration setup. Throughput results are summarized in Table 3 below:- 
X N
(1-MSE)(N-1)(t 1 )+t 1 (7) ii. Testing Yield Percentage Testing yield is one of the factors affecting the cost-of-test. Testing yield percentage data collected from the pick-and-place test-equipment setup is shown in Table 4 below:- As shown in Figure 14 below, testing yield percentage is reduced when the number of test sites increases. Based on this scenario, this study concludes that position accuracy is inefficient for the pick-and-place test-equipment setup for multi-site testing. Single-site testing has a yield of 99.52%, whereas quad-site testing achieves 99.46%, which is 0.06% less compared to the single-site testing. Octal-site testing has a yield of 99.36%, which is lower by 0.10% compared with quad-site testing yield, and by 0.16% compared with single-site testing yield. The X16-site testing yield further dropped by 0.21% compared with octal-site testing yield, by 0.31% compared with quadsite testing yield, and by 0.37% compared with single-site testing yield. Finally, the X32-site testing has a yield lower than 0.01% compared with X16-site testing yield, by 0.22% compared with octal-site testing yield, by 0.32% compared with quad-site testing yield, and by 0.38% compared with single-site testing yield.
iii. Production Output
After obtained of the testing throughput and the testing yield, then the production output was calculated with equation 1 as shown below:
The summary of the production output for the entire test-sites are tabulated in table 5: After obtained the production output as shown in table 5, following section discuss the hypothesis analysis.
iv. Hypothesis Analysis
An alpha level of 0.05 is used for the analysis. As previously discussed, five independent levels of configurations (a) are selected, namely, single-site, quad-sites, octal-sites, X16-sites, and X32-sites. Each independent level contains 30 data sets (n). In this case, the following data are determined:a = 5 independent levels, n = 30 sets of data, N = 150. Therefore, the degrees of freedom are calculated as dfBetween= 5 -1 = 4, dfWithin = 150 -5 = 145, dfTotal= 150 -1 = 149.
From the degrees of freedom between and within, which is (4,145), refer to the F- Table, with the critical value obtained as 2.3719. As indicated in the previous chapter, if the F-value is smaller than the critical value, then the null hypothesis is accepted; otherwise, the null hypothesis is rejected.
a) Hypothesis 1: Multi-site versus MSE Analysis of Hypothesis
The hypothesis conditions that need to be tested are listed below. H 0 : Improving the number of test sites has no effect on MSE. H 1 : Improving the number of test sites has an effect on MSE. The MSE data are rated as dependent levels on a scale of 1 to 10, as shown in Table 6 below:- Table 7 above shows that the F-value is 10263.40, which is greater than the critical value of 2.3719; thus, the null hypothesis is rejected, and the ANOVA shows that the improvement in the number of test sites has an effect on MSE. The data are further analyzed using post hoc test to determine the effects of one test site and another.
In this study, the Scheffe test is used for post hoc test analysis. A summary of the post hoc test is shown in Table  8 below:- The case study shows that the MSE of the pick-and-place test-equipment setup decreases when it is testing a certain number of semiconductor chips at any one time. This decrease affects the cost-of-test and profit margin.
b) Hypothesis 2: Multi-sites versus Throughput Improvement
An analysis of hypothesis 2 is provided in the following paragraphs.
Analysis of Hypothesis
The hypothesis for the throughput analysis is designed as follows. H 0 : Improvement of test site has no effect on throughput. H 1 : Improvement of test site has an effect on throughput. The dependence level for testing throughput is rated using a scale of 1 to 10, as shown in Table 9 below:- Table 10 above shows that the F-value is 5975.39, which is greater than the critical value of 2.3719. In this case, the null hypothesis is rejected. ANOVA shows that improving the number of test sites has an effect on testing throughput. Thus, the throughput data is further analyzed through post hoc test to determine the throughput behaviour for the entire test-site setup. 
V. CONCLUSION
Thus, a conclusion can be drawn that the X16-sites have higher testing throughput improvement relative to the single-site setup, followed by the octal-sites. The X32-sites do not provide the expected results compared with the X16-sites and octal-sites. The quad-sites produce even more throughput compared with the X32-sites. The main reasons for these results have already been discussed in the previous section. However, the MSE does not necessarily have a direct effect on the testing throughput. The X16-site setup has the second worse MSE but it produces higher testing throughput compared with other test site configurations. This finding may be partly attributed to the testing sequence, which is further explained in the next paragraphs.
The main reason why the X32-sites do not provide the expected testing throughput and the MSE is ascribed to two factors. First, the test time, which requires 25.98 seconds to complete, is highest among all test-site configurations. The second factor is test-handler design limitations which are described as follows. Figure 15 above shows that the pick-and-place sequence for the test-site configurations, except for that of the X32-site configuration. The middle panel shows the test sites. Two pick-and-place heads are found: Head One on the left side and Head Two on the right side. Each one of the pick-and-place equipment picks up semiconductor chips based on test-site configuration. For example, for quad-site testing, each head will pick up four chips. Head One will then make contact with the chip on the test site, and Head Two will stand by for testing. Once Head One is completed, the testing process and moves away from the test sites; then Head Two immediately replaces the chip onto the test sites. This sequence provides a short indexing time without a long waiting time for chip replacement. Figure 16 : Pick-and-Place Testing Sequence for X32-sites Testing. Figure 16 above shows the sequence for the X32-site testing. The mechanical design remains the same (with two test heads). However, for the X32-site testing, both Heads One and Two need to come together on the test site highlighted in red. This sequence requires longer indexing time for the next chip replacement after the current chips are tested. The indexing time for the X32-site testing is approximately 4.2 seconds, which is slower by about 3.5 seconds compared with the sequence shown in Figure 5 .38.
